

Arnaud Virazel

<u>virazel@lirmm.fr</u>

Test Pattern Generation

- Introduction
- Random Test
- Deterministic Test
 - at structural level
 - Combinatorial circuits (D-algorithm, PODEM)
 - Sequential circuits (Chapter 6)
 - at functional level
 - Memory test (Chapter 8)

Introduction

Hypotheses

- The test applied off-line
- Test vectors (and goldel responses) are stored in the ATE
- The ATE applies the test sequence and compares the test rfesponses with goldel ones

Introduction

- Main issues
 - Test generation cost (i.e. time + silicon)
 - Test quality (i.e. manufacturing defect coverage)
 - Test application cost (i.e. ATE + time)
- Evaluation
 - Test Coverage \rightarrow TC



Test Coverage

TC = # detected faults by the test sequence # total of fault of the considered model

Efficiency

Eff = # detected faults by the test sequence # of testable faults of the considered model



Test vectors generated randomly

Low generation cost

Random Test

Test quality

- Depends on the test sequence lenght
 - It is easy to reach Tc \cong 60% to 80%
 - Long test sequence for a reasonable $Tc \cong 95\%$
 - Very long test sequence for a high Tc >98%
- High application cost because long test sequences

High application time and memory required

ATPG – Determinictic Test

ATPG : Automatic Test Pattern Generation





D-algorithm – Principle

Steps

- 1. define the test of a fault f in terms of I/O of the faulty gate
- 2. determine all sensitizable paths from the site of the fault to all the POs of the circuit (forward-trace phase)
- 3. build the test vector on the EPs which performs all the assignments made in 1/ and 2/ (backward-trace phase)

D-algorithm – Principle

A 5-value algebra

- 0, 1, X, D (1/0), D (0/1)
- D → 1 golden DUT and 0 faulty DUT
- $\overline{D} \rightarrow 0$ golden DUT and 1 faulty DUT
- $\overline{D} \rightarrow D^*$
- 2 D-Cubes
 - Primitive D-cube
 - Propagation D-Cube

Primitive D-cube

Primitive D-cube of a fault on a gate

 Allows to propagate a fault effect, at the output of a gate using D or D, by applying certain values at its inputs

Primitive D-cube of a Sa0 fault at the output of an AND-gate

Propagation D-Cube

Propagation D-cube of a gate

- Specifies the values to apply to the side inputs, i.e. all except the one(s) carrying the fault effect
- Then D or \overline{D} value is propagated from input(s) to output



Propagation Dcube of a 2-input AND gate

 0/ Build all the propagation Dcube of the DUT

....



Lines

		e1	e2	e3	e4	15	16	17	18	19	110	111	112
Cubes	а	0	Х	D	Х	D*	Х	Х	Х	Х	Х	Х	Х
	b	D	Х	0	Х	D*	Х	Х	Х	Х	Х	Х	Х
	С	Х	0	D	Х	Х	D*	Х	Х	Х	Х	Х	Х
	d	Х	D	0	Х	Х	D*	Х	Х	Х	Х	Х	Х
	е	Х	0	Х	D	Х	Х	D*	Х	Х	Х	Х	Х
	f	Х	D	Х	0	Х	Х	D*	Х	Х	Х	Х	Х
	g	Х	0	Х	Х	D	Х	Х	D*	Х	Х	Х	Х
	h	Х	D	Х	Х	0	Х	Х	D*	Х	Х	Х	Х
	9	0	X	X	X	X	D	X	X	D *	X	X	X

I/ Select the primitive D-cube that sensitize the considered fault (i.e. Sa0 on net I6):

> e1 e2 e3 e4 l5 l6 l7 l8 l9 l10 l11 l12 x 0 0 x x D x x x x x x x



2/ Propagation of D or D* to the DUT output, i.e. I12
 forward-trace phase

	D-cubes e1 e2 e3 e4 15 l6 17 l8 l9110 l11 l12	Activated gate	Gate to activate	
С0	0 0 D	G6	G9,G10]I
$\begin{array}{c} C1=C0 \cap (9) \\ C2=C0 \cap (10) \\ C3=C1 \cap (12) \\ C4=C2 \cap (12) \end{array}$	0 0 0 D D* 0 0 0 D D* 0 0 0 D 0 0 0 0 D 0 0 0 0 D 0 0 0 0 D 0 0 0 0 D 0 D*0	G9 G10 G12 G12	G12 G12 Ø Ø	II
C5=C0 \cap (9) \cap (10) C6=C5 \cap (12)	0 0 0 0 D D*D* 0 0 0 0 D 0 D*D*0 D	G9,G10 G12	G12 Ø	

I : Initial D-cube (C0) that sensitize the Sa0 at the output of gate G6

II : 2 single paths (single D-cube) – C3 and C4 D-cubes

III: 1 multiple path (multiple D-cube) – C6 D-cube

Intersection rules



e1 e2 e3 e4 l5 l6 l7 l8 l9 l10 l11 l12 C0 x 0 0 x x D x x x x x x (9) 0 x x x x x D x x D* x x x

 $\cap = 0 \quad 0 \quad 0 \quad x \quad x \quad D \quad x \quad x \quad D^* \quad x \quad x \quad x$

18







 3/ build the test vector on the EPs which performs all the assignments made during step 1/ and 2/
 backward-trace phase

3/ Justification phase of D-cube C3

	D-cubes
	e1 e2 e3 e4 15 16 17 18 19110 111 112
C3 P11(a) NOR G11 P11(b) NOR G11	0 0 0 x x D x 0 D*0 0 D x x x x x x 1 x x x 0 x x x 1 x x x x 0 x
C3 ∩ P11(a) P10(a) NOR G10 P10(b) NOR G10	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{c} C3 \cap P11(a) \cap P10(a) \\ P8(a) \text{ NOR } G8 \\ P8(b) \text{ NOR } G8 \end{array}$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
$C3 \cap P11(a) \cap P10(a) \cap P8(b)$ P7 NOR G7	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

Value to justify

Incompatibility Unable to

Incompatibility on PI e4 Unable to test Sa0 on I6 using the single propagation path corresponding to D-cube C3 (G9, G12)

3/ Justification phase of D-cube C6

	D-intersection
Cube	1 2 3 4 5 6 7 8 9 10 11 12
C6 P11(a) P11(b)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
C6∩P11(b) P8(a) P8(b)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
C6∩P11(b)∩P8(b) P7	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
C6∩P11(b)∩P8(b)∩P7 P5	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

D-algorithm – Issues

Excessive execution time

number of paths + exhaustive process + redundant faults

Improvements

9V- algorithm

same strategy but simultaneous sensitization of all propagation paths

A new strategy with PODEM Path-Oriented Decision Making

PODEM – Principle

- The test of combinatorial circuits is seen as a traveling problem in a tree
- Algorithm in which all input combinations are implicitly examined as a test vector for a given fault
- The circuit structure is used to guide successive trials of input combinations

PODEM – Algorithm

1. Determine the objective to be achieved

- propagation of a D value to POs
- **2.** «backward» of the objective to PIs
 - If justification of the inputs of a gate whose <u>output is at a priority value</u> (i.e. for example a 1 for the OR gate), select the most easily controllable input at the priority value → among several solutions, select the one that is most likely to be satisfied
 - If justification of the inputs of a gate whose <u>output is at a non-priority value</u> (i.e. for example a 0 for the OR gate), select the most difficult input to control at the non-priority value → among several problems to be solved select of the one to be the most difficult (in order to avoid global failure after solving easier problems)
- **3.** Compute the implications of all assignments made in /2
- 4. If a test vector is found, exit
- 5. Else
 - **5.1.** if the objective is reached then modification an back to /1
 - **5.2.** Else
 - if test still possible then return to /2 for a new assignment
 - Else return to /1 for modification of the objective



PODEM – Algorithm

Objective	Pls	Implications	D-border	
a=0	a=0	h=1	g	
b=1	b=1		g	
c=1	c=1	g=D	i, k, m	
d=1	d=1	d'=0		
		i=D*	k, m, n	
j=1	e=1	e'=0	m, n	
		k=D*		
l=1	f=1	f'=0		
		m=D*		Test generation
		n=D		SUCCESS





 It is an improvement of PODEM on a certain number of heuristics relating to divergences (i.e. fanout)

Improvements

- The justification phase is stopped on the tops of logic cones of the DUT (i.e. before any fanout) because their justification will always be possible → CPU time saving
- Multiple propagation \rightarrow all branches of a fanout are exploited